来源:Journal of Low Power Electronics and Applications 发布时间:2026/6/11 13:49:57
选择字号:
JLPEA 期刊2024-2025年封面文章| MDPI 文献清单

期刊名:Journal of Low Power Electronics and Applications

期刊主页:https://www.mdpi.com/journal/jlpea

本期为您带来Journal of Low Power Electronics and Applications封面文章推荐。期刊专注低功耗电子领域,聚焦集成电路设计、超低功耗架构、存算一体、能效优化、能源采集与智能硬件研发等前沿方向,汇集全球最新科研成果,覆盖车载电子、物联网传感、可穿戴设备等多元应用场景,全方位展现行业前沿技术趋势与创新研究成果。

本期为您呈现Journal of Low Power Electronics and Applications期刊2024-2025年发表的8篇封面文章,希望为相关领域学者提供新的研究思路。欢迎大家阅读。

1. The REGALE Library: A DDS Interoperability Layer for the HPC PowerStack REGALE 库:HPC PowerStack 的 DDS 互操作层

https://www.mdpi.com/2079-9268/15/1/10

Madella, G.; Tesser, F.; Alonso, L.; Corbalan, J.; Cesarini, D.; Bartolini, A. The REGALE Library: A DDS Interoperability Layer for the HPC PowerStack. J. Low Power Electron. Appl. 2025, 15, 10. https://doi.org/10.3390/jlpea15010010

2. mTanh: A Low-Cost Inkjet-Printed Vanishing Gradient Tolerant Activation Function

mTanh:一种低成本喷墨打印的容差消失梯度激活函数

https://www.mdpi.com/2079-9268/15/2/27

Akter, S.; Haider, M.R. mTanh: A Low-Cost Inkjet-Printed Vanishing Gradient Tolerant Activation Function. J. Low Power Electron. Appl. 2025, 15, 27. https://doi.org/10.3390/jlpea15020027

3. Alleviating the Communication Bottleneck in Neuromorphic Computing with Custom-Designed Spiking Neural Networks

利用定制设计的脉冲神经网络缓解神经形态计算中的通信瓶颈

https://www.mdpi.com/2079-9268/15/3/50

Plank, J.S.; Rizzo, C.P.; Gullett, B.; Dent, K.E.M.; Schuman, C.D. Alleviating the Communication Bottleneck in Neuromorphic Computing with Custom-Designed Spiking Neural Networks. J. Low Power Electron. Appl. 2025, 15, 50. https://doi.org/10.3390/jlpea15030050

4. Slope Compensation and Bifurcation in a DC-DC, Single-Input, Multiple-Output, CMOS Integrated Converter Under Current-Mode and Comparator-Based Hybrid Control

基于电流模式和比较器混合控制的单输入多输出CMOS集成DC-DC变换器的斜率补偿和分岔

https://www.mdpi.com/2079-9268/15/4/69

Ginet, M.; Feltrin, E.; Jeanniot, N.; Allard, B.; Lin-Shi, X. Slope Compensation and Bifurcation in a DC-DC, Single-Input, Multiple-Output, CMOS Integrated Converter Under Current-Mode and Comparator-Based Hybrid Control. J. Low Power Electron. Appl. 2025, 15, 69. https://doi.org/10.3390/jlpea15040069

5. Understanding Timing Error Characteristics from Overclocked Systolic Multiply–Accumulate Arrays in FPGAs

理解FPGA中超频脉动乘加阵列的时序误差特性

https://www.mdpi.com/2079-9268/14/1/4

Chamberlin, A.; Gerber, A.; Palmer, M.; Goodale, T.; Gundi, N.D.; Chakraborty, K.; Roy, S. Understanding Timing Error Characteristics from Overclocked Systolic Multiply–Accumulate Arrays in FPGAs. J. Low Power Electron. Appl. 2024, 14, 4. https://doi.org/10.3390/jlpea14010004

6. A Low Power Injection-Locked CDR Using 28 nm FDSOI Technology for Burst-Mode Applications

一种采用 28 nm FDSOI 技术的低功耗注入锁定 CDR,适用于突发模式应用

https://www.mdpi.com/2079-9268/14/2/22

Mao, Y.; Charlon, Y.; Leduc, Y.; Jacquemod, G. A Low Power Injection-Locked CDR Using 28 nm FDSOI Technology for Burst-Mode Applications. J. Low Power Electron. Appl. 2024, 14, 22. https://doi.org/10.3390/jlpea14020022

7. An Ultra-Low-Voltage Approach to Accurately Set the Quiescent Current of Digital Standard Cells Used for Analog Design and Its Application on an Inverter-Based Operational Transconductance Amplifier

一种用于模拟设计的数字标准单元静态电流精确设定的超低电压方法及其在基于反相器的运算跨导放大器中的应用

https://www.mdpi.com/2079-9268/14/3/39

Morell, W.; Choi, J.-W. Design and Analysis of Self-Tanked Stepwise Charging Circuit for Four-Phase Adiabatic Logic. J. Low Power Electron. Appl. 2024, 14, 34. https://doi.org/10.3390/jlpea14030034

8. Phase Change Memory Drift Compensation in Spiking Neural Networks Using a Non-Linear Current Scaling Strategy

基于非线性电流缩放策略的脉冲神经网络相变记忆漂移补偿

https://www.mdpi.com/2079-9268/14/4/50

Palhares, J.H.Q.; Garg, N.; Beilliard, Y.; Anghel, L.; Alibart, F.; Drouin, D.; Galy, P. Phase Change Memory Drift Compensation in Spiking Neural Networks Using a Non-Linear Current Scaling Strategy. J. Low Power Electron. Appl. 2024, 14, 50. https://doi.org/10.3390/jlpea14040050

期刊介绍

主编:Davide Bertozzi, University of Manchester, UK

Journal of Low Power Electronics and Applications (IF 1.8, ISSN 2079-9268)是一个国际性、经过严格同行评审的开放获取学术期刊。期刊旨在发表低功耗电子方向的创新研究和重要成果。期刊范围涵盖的主题包括但不限于新兴电子器件和工艺技术、模拟、数字和混合信号VLSI电路、架构和系统设计、SoC和嵌入式系统、能量采集和无电池系统、综合和优化工具,以及用于低功耗设计的CAD工具和方法。目前被Scopus、ESCI (Web of Science) 等数据库收录。

2025 CiteScore
4.6
2024 Impact Factor
1.8
Time to First Decision
24.2 Days
Acceptance to Publication
3.8 Days
 
 
 
 
特别声明:本文转载仅仅是出于传播信息的需要,并不意味着代表本网站观点或证实其内容的真实性;如其他媒体、网站或个人从本网站转载使用,须保留本网站注明的“来源”,并自负版权等法律责任;作者如果不希望被转载或者联系转载稿费等事宜,请与我们接洽。
 
 打印  发E-mail给: 
    
 
相关新闻 相关论文

图片新闻
量子自旋液体存在“自旋子”首获实验证据 科学网2026年5月十佳博文榜单公布!
研究显示新单抗药物可“减重不减肌” 生酮饮食显示出治疗厌食症潜力
>>更多
 
一周新闻排行
 
编辑部推荐博文